## *Remarks*

Applicant submits herewith new claims 31-40. Additionally, the applicant has modified the specification to correct a typographical error. Further, applicant has modified figure 2 to correct a text block label within that figure.

Attached is a marked-up version of the changes being made by the current amendment to figure 2.

Applicant asks that all claims be examined. Enclosed is a $264.00 check for excess claim fees. Please apply any other charges or credits to Deposit Account No. 06-1050.

Respectfully submitted,

Date: *April 22, 2002*

Brian J. Colandreo
Reg. No. 42,427

Fish & Richardson P.C.
225 Franklin Street
Boston, Massachusetts 02110-2804
Telephone: (617) 542-5070
Facsimile: (617) 542-8906

20424128

## Version with markings to show changes made

<u>In the specification:</u>

Paragraph beginning at page 2, line 18 has been amended as follows:

Typically, slave processors 14, 16 and 18 are programmable state machines that control the flow of data retrieved from a data port or bus. For example, slave [process] <u>processor</u> 14 may control the transmission and retrieval of data on a WAN (wide-area network) and slave processors 16 and 18 may control the transmission and retrieval of data on LANs (local-area networks), such as 10BaseT and 100BaseTx Ethernet networks.

queue management process

| | |
|---|---|
| queue base address process | read pointer process |
| queue depth specification process | write pointer process |
| queue entry size specification process | queue status monitoring process |

100

106

102

108

104

110

24

Fig. 2